<?xml version="1.0" encoding="UTF-8"?>
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" article-type="research-article" dtd-version="1.2" xml:lang="en">
  <front>
    <journal-meta>
      <journal-id journal-id-type="issn">1561-5405</journal-id>
	    <journal-id journal-id-type="doi">10.24151/1561-5405</journal-id>	  
      <journal-id journal-id-type="publisher-id">Proceedings of Universities. Electronics</journal-id>
      <journal-title-group>
        <journal-title xml:lang="en">Scientifical and technical journal "Proceedings of Universities. Electronics"</journal-title>
        <trans-title-group xml:lang="ru">
          <trans-title>Научно-технический журнал «Известия высших учебных заведений. Электроника»</trans-title>
        </trans-title-group>        
      </journal-title-group>      
      <issn publication-format="print">1561-5405</issn>
      <issn publication-format="online">2587-9960</issn>
      <publisher>
        <publisher-name xml:lang="en">National Research University of Electronic Technology</publisher-name>
        <publisher-name xml:lang="ru">Национальный исследовательский университет "Московский институт электронной техники"</publisher-name>
      </publisher>
    </journal-meta>
    <article-meta>                                    
      
    <article-id pub-id-type="doi">10.24151/1561-5405-2024-29-5-616-624</article-id><article-id pub-id-type="risc">APTQXV</article-id><article-id pub-id-type="udk">621.382.323</article-id><article-categories><subj-group><subject>Элементы интегральной электроники</subject></subj-group></article-categories><title-group><article-title xml:lang="en">Normally-off GaN p-channel transistor for complementary pair</article-title><trans-title-group xml:lang="ru"><trans-title>Нормально-закрытые GaN-транзисторы для комплементарной пары</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author"><string-name xml:lang="ru">Егоркин Владимир Ильич</string-name><name-alternatives><name xml:lang="ru"><surname>Егоркин</surname><given-names>Владимир Ильич</given-names></name><name xml:lang="en"><surname>Egorkin</surname><given-names>Vladimir I.</given-names></name></name-alternatives><string-name xml:lang="en">Vladimir I. Egorkin</string-name><xref ref-type="aff" rid="AFF-1"/></contrib><contrib contrib-type="author"><string-name xml:lang="ru">Чуканова Ольга Борисовна</string-name><name-alternatives><name xml:lang="ru"><surname>Чуканова</surname><given-names>Ольга Борисовна</given-names></name><name xml:lang="en"><surname>Chukanova</surname><given-names>Olga B.</given-names></name></name-alternatives><string-name xml:lang="en">Olga B. Chukanova</string-name><xref ref-type="aff" rid="AFF-1"/></contrib><aff id="AFF-1" xml:lang="ru">Национальный исследовательский университет «МИЭТ», Россия, 124498, г. Москва, г. Зеленоград, пл. Шокина, 1</aff></contrib-group><pub-date iso-8601-date="2026-01-30" date-type="pub" publication-format="electronic"><day>30</day><month>01</month><year>2026</year></pub-date><volume>Том. 29 №5</volume><fpage>616</fpage><lpage>624</lpage><self-uri>http://ivuz-e.ru/issues/Том 29 №5/normalno_zakrytye_gan_tranzistory_dlya_komplementarnoy_pary/</self-uri><abstract xml:lang="en"><p>In order to solve the microminiaturization problems and to increase capacity of devices based on AlGaN/GaN heterostructures, it is necessary to produce monolithic circuits containing digital and analog parts manufactured on a single chip. The most promising method of a normally-off GaN transistor formation is to use a p-GaN gate. In this work, simulation results of normally-off n- and p-channel transistors based on GaN structure with p-GaN epitaxial layer are presented. Physical analog of normally-off transistor with p gate was calibrated as required by experiment. It has been established that current-voltage characteristics of simulated transistors differ from current-voltage characteristics of prototype hardware by no more than 20 %. The p-channel transistor design has been chosen considering that threshold voltages of the n- and p-channel transistors for a complementary pair should coincide in modulus –1 V. The possibility is shown to form a complementary pair for monolithic ICs based on the considered heterostructure with switching value 2.7 V.</p></abstract><trans-abstract xml:lang="ru"><p>Для решения задач микроминиатюризации и повышения функциональных возможностей приборов на основе гетероструктур AlGaN/GaN необходимо создавать монолитные схемы, содержащие цифровую и аналоговую части, изготовленные на едином кристалле. Наиболее перспективным способом создания нормально-закрытого GaN-транзис-тора является использование p-GaN-затвора. В работе представлены результаты моделирования нормально-закрытых n- и р-канальных транзисторов на основе GaN-структуры с р-GaN эпитаксиальным слоем. Физическая модель нормально-закрытого транзистора с р-затвором откалибрована в соответствии с экспериментом. Установлено, что ВАХ смоделированных транзисторов отличаются от ВАХ экспериментальных образцов не более чем на 20 &amp;#37;. Выбрана конструкция р-канального транзистора с учетом того, что пороговые напряжения n- и р-канальных транзисторов для комплементарной пары должны совпадать по модулю –1 В. Показана возможность создания на основе рассматриваемой гетероструктуры комплементарной пары с точкой переключения 2,7 В для монолитных ИС.</p></trans-abstract><kwd-group xml:lang="ru"><kwd>нормально-закрытый транзистор</kwd><kwd>GaN</kwd><kwd>комплементарная пара</kwd><kwd>TCAD-моделирование</kwd><kwd>монолитная интегральная схема</kwd></kwd-group><kwd-group xml:lang="en"><kwd>normally-off transistor</kwd><kwd>GaN</kwd><kwd>complementary pair</kwd><kwd>TCAD simulation</kwd><kwd>monolithic integrated circuit</kwd></kwd-group><funding-group/></article-meta>
  </front>
  <body/>
  <back>
    <ref-list><ref id="B1"><label>1.</label><mixed-citation xml:lang="ru">GaN-on-Si power technology: Devices and applications / K. J. Chen, O. Häberlen, A. Lidow et al. // IEEE Transactions on Electron Devices. 2017. Vol. 64. No. 3. P. 779–795. https://doi.org/10.1109/TED.2017.2657579</mixed-citation></ref><ref id="B2"><label>2.</label><mixed-citation xml:lang="ru">Mishra U. K., Shen L., Kazior T. E., Wu Y.-F. GaN based RF power devices and amplifiers // Proceedings of the IEEE. 2008. Vol. 96. No. 2. P. 287–305. https://doi.org/10.1109/JPROC.2007.911060</mixed-citation></ref><ref id="B3"><label>3.</label><mixed-citation xml:lang="ru">Landford W. B., Tanaka T., Otoki Y., Adesida I. Recessed-gate enhancement-mode GaN HEMT with high threshold voltage // Electron. Lett. 2005. Vol. 41. Iss. 7. P. 449–450. https://doi.org/10.1049/el:20050161</mixed-citation></ref><ref id="B4"><label>4.</label><mixed-citation xml:lang="ru">Cai Y., Zhou Y., Lau K. M., Chen K. J. Control of threshold voltage of AlGaN/GaN HEMTs by fluoride-based plasma treatment: From depletion mode to enhancement mode // IEEE Transactions on Electron Devices. 2006. Vol. 53. Iss. 9. P. 2207–2215. https://doi.org/10.1109/TED.2006.881054</mixed-citation></ref><ref id="B5"><label>5.</label><mixed-citation xml:lang="ru">Roccaforte F., Greco G., Fiorenza P., Iucolano F. An overview of normally-off GaN-based high electron mobility transistors // Materials. 2019. Vol. 12. Iss. 10. Art. No. 1599. https://doi.org/10.3390/ma12101599</mixed-citation></ref><ref id="B6"><label>6.</label><mixed-citation xml:lang="ru">Normally-off p-GaN/AlGaN/GaN high electron mobility transistors using hydrogen plasma treatment / R. Hao, K. Fu, G. Yu et al. // Appl. Phys. Lett. 2016. Vol. 109. Iss. 15. Art. No. 152106. https://doi.org/10.1063/1.4964518</mixed-citation></ref><ref id="B7"><label>7.</label><mixed-citation xml:lang="ru">P-channel GaN transistor based on p-GaN/AlGaN/GaN on Si / N. Chowdhury, J. Lemettinen, Q. Xie et al. // IEEE Electron Device Letters. 2019. Vol. 40. No. 7. P. 1036–1039. https://doi.org/10.1109/LED.2019.2916253</mixed-citation></ref><ref id="B8"><label>8.</label><mixed-citation xml:lang="ru">Gallium nitride-based complementary logic integrated circuits / Zh. Zheng, L. Zhang, W. Song et al. // Nat. Electron. 2021. Vol. 4. P. 595–603. https://doi.org/10.1038/s41928-021-00611-y</mixed-citation></ref><ref id="B9"><label>9.</label><mixed-citation xml:lang="ru">Demonstration of GaN integrated half-bridge with on-chip drivers on 200-mm engineered substrates / X. Li, K. Geens, W. Guo et al. // IEEE Electron Device Letters. 2019. Vol. 40. No. 9. P. 1499–1502. https://doi.org/10.1109/LED.2019.2929417</mixed-citation></ref><ref id="B10"><label>10.</label><mixed-citation xml:lang="ru">High ION and ION/IOFF</mixed-citation></ref><ref id="B11"><label>12.</label><mixed-citation xml:lang="ru">ratio enhancement-mode buried p-channel GaN MOSFETs on p-GaN gate power HEMT platform / Zh. Zheng, W. Song, L. Zhang et al. // IEEE Electron Device Letters. 2020. Vol. 41. No. 1. P. 26–29. https://doi.org/10.1109/LED.2019.2954035</mixed-citation></ref><ref id="B12"><label>11.</label><mixed-citation xml:lang="ru">The influence of 1 nm AlN interlayer on properties of the Al0.3Ga0.7N/AlN/GaN HEMT structure / L. Guo, Xiaol. Wang, C. Wang et al. // Microelectron. J. 2008. Vol. 39. Iss. 5. P. 777–781. https://doi.org/10.1016/j.mejo.2007.12.005</mixed-citation></ref><ref id="B13"><label>12.</label><mixed-citation xml:lang="ru">Sentaurus device user guide: version K-2015.06. Mountain View, CA: Synopsys Inc., 2015. XLVIII, 1446 p.</mixed-citation></ref><ref id="B14"><label>13.</label><mixed-citation xml:lang="ru">Greko G., Iucolano F., Roccaforte F. Ohmic contacts to gallium nitride materials // Appl. Surf. Sci. 2016. Vol. 383. P. 324–345. https://doi.org/10.1016/j.apsusc.2016.04.016</mixed-citation></ref><ref id="B15"><label>14.</label><mixed-citation xml:lang="ru">Егоркин В. И., Земляков В. Е., Капаев В. В., Кухтяева О. Б. Моделирование нормально закрытого HEMT транзистора на основе GaN/AlGaN с p-затвором // Микроэлектроника. 2020. Т. 49. № 6. С. 474–480. https://doi.org/10.31857/S0544126920060046. – EDN: SYAAWV.</mixed-citation></ref><ref id="B16"><label>15.</label><mixed-citation xml:lang="ru">High hole mobility p-type GaN with low residual hydrogen concentration prepared by pulsed sputtering / Y. Arakawa, K. Ueno, A. Kobayashi et al. // APL Mater. 2016. Vol. 4. Iss. 8. Art. No. 086103. https://doi.org/10.1063/1.4960485</mixed-citation></ref><ref id="B17"><label>16.</label><mixed-citation xml:lang="ru">P-type gallium nitride by reactive ion-beam molecular beam epitaxy with ion implantation, diffusion, or coevaporation of Mg / M. Rubin, N. Newman, J. S. Chan et al. // Appl. Phys. Lett. 1994. Vol. 64. Iss. 1. P. 64–66. https://doi.org/10.1063/1.110870</mixed-citation></ref><ref id="B18"><label>17.</label><mixed-citation xml:lang="ru">Yan Y. The investigation of aluminum oxide (Al2O3) as gate dielectric in ultra thin body and buried oxide (UTBB) fully depleted (FD) Silicon-on-Insulator (SOI) transistor: MSc (Electr. Eng.) diss. // Digital Master theses [Электронный ресурс]. 2019. URL: http://hdl.handle.net/2078.1/thesis:22526 (дата обращения: 24.07.2024).</mixed-citation></ref></ref-list>    
  </back>
</article>
